Home >

news ヘルプ

論文・著書情報


タイトル
和文:ヘ テロランチャと真性チャネルを有する縦型InGaAs-MOSFETの作製 
英文:Fabrication of vertical InGaAs-MOSFET with heterostructure launcher and intrinsic channel 
著者
和文: 齋藤尚史, 金澤徹, 宮本恭幸, 古屋一仁.  
英文: Hisashi Saito, Toru Kanazawa, Yasuyuki Miyamoto, Kazuhito Furuya.  
言語 Japanese 
掲載誌/書名
和文: 
英文: 
巻, 号, ページ        
出版年月 2009年3月 
出版者
和文: 
英文: 
会議名称
和文:電気学会電子デバイス研究会 
英文:Technical Meeting on Electron Devices, IEE Jpn. 
開催地
和文:静岡県熱海市 
英文: 
ファイル
アブストラクト In this report, we describe vertical InGaAs-MOSFET with heterostructure launcher and intrinsic channel. In the conventional structure, the number of the device which could be observed the modulation of drain current by gate bias was only about 10 %. Thus, we proposed a new structure whose mesa was covered by the stuck of gate insulator and gate metal. In the new structure, the number of the device which could be observed the modulation of drain current by gate bias was increased from about 10 % to 50 %. Moreover, the drivability of the device was also increased. The drain current density was increased from 100 mA/mm to 400 mA/mm, and transconductance was increased from 130 mS/mm to 300 mS/mm.

©2007 Institute of Science Tokyo All rights reserved.