"Hei Wong,Kuniyuki KAKUSHIMA","On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node",,"Nanomaterials",,"  12","  10","  1739",2022,May
"Hei Wong,Kenji Shiraishi,Kuniyuki KAKUSHIMA,HIROSHI IWAI","High-K Gate Dielectrics",,"Electronic Device Architectures for the Nano-CMOS Era","Pan Stanford Publishing Pte. Ltd.",,,"pp. 105-140",2009,