|
LinJames Tzu-Chin 研究業績一覧 (14件)
- 2024
- 2023
- 2022
- 2021
- 2020
- 全件表示
論文
-
James Lin,
Masaya Miyahara,
Akira Matsuzawa.
An Ultra-Low-Voltage, Wide Signal Swing, and Clock-Scalable Dynamic Amplifier Using a Common-Mode Detection Technique,
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences,
Vol. E97-A,
No. 12,
pp. 2400-2410,
Dec. 2014.
国際会議発表 (査読有り)
-
James Lin,
Zule Xu,
Masaya Miyahara,
Akira Matsuzawa.
A 0.5-to-1 V 9-Bit 15-to-90 Ms/S Digitally Interpolated Pipelined-SAR ADC Using Dynamic Amplifier,
IEEE Asian Solid-State Circuits Conference (A-SSCC),
Nov. 2014.
-
James Lin,
Daehwa Paik,
Seung Jong Lee,
Masaya Miyahara,
Akira Matsuzawa.
A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers,
IEEE Custom Integrated Circuits Conference (CICC),
Sept. 2013.
-
James Lin,
Ibuki Mano,
Masaya Miyahara,
Akira Matsuzawa.
A 0.5 V, 420 MSps, 7-bit flash ADC using all-digital time-domain delay interpolation,
IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC),
Dec. 2012.
-
James Lin,
Daehwa Paik,
Seungjong Lee,
Masaya Miyahara,
Akira Matsuzawa.
A 0.5 V, 9-Bit, 200 MSps, 2 mW, 45fJ/conv.-Step Dynamic Pipeline ADC,
ISSCC Student Research Preview,
ISSCC Dig. Tech. papers,
Feb. 2012.
-
James Lin,
Masaya Miyahara,
Akira Matsuzawa.
A 15.5 dB, Wide Signal Swing, Dynamic Amplifier Using a Common-Mode Voltage Detection Technique,
IEEE International Symposium on Circuits and Systems (ISCAS),,
pp. 21-24,
May 2011.
-
Masaya Miyahara,
James Lin,
Kei Yoshihara,
Akira Matsuzawa.
A 0.5 V, 1.2 mW, 160 fJ, 600 MS/s 5 bit Flash ADC,
IEEE Asian Solid-State Circuits Conference,
6-5,
pp. 177-180,
Nov. 2010.
国際会議発表 (査読なし・不明)
国内会議発表 (査読なし・不明)
-
James Lin,
Masaya Miyahara,
Akira Matsuzawa.
A High-Speed Clock-Scalable Dynamic Amplifier for Mixed-Signal Applications,
電子情報通信学会 ソサイエティ大会,
pp. 82,
Sept. 2011.
-
宮原 正也,
James Lin,
吉原 慶,
松澤 昭.
A 0.5V, 1.2mW, 110fJ, 600MS/s, 5Bit Flash ADC,
電子情報通信学会シリコンアナログRF研究会,
Vol. RF2010-2,
p. 6,
Nov. 2010.
学位論文
-
Design of Ultra-Low-Voltage High-Speed Analog-to-Digital Converters,
Summary,
博士(学術),
Tokyo Institute of Technology,
2014/09/25,
-
Design of Ultra-Low-Voltage High-Speed Analog-to-Digital Converters,
Outline,
博士(学術),
Tokyo Institute of Technology,
2014/09/25,
-
Design of Ultra-Low-Voltage High-Speed Analog-to-Digital Converters,
Thesis,
Doctor (Academic),
Tokyo Institute of Technology,
2014/09/25,
-
Design of Ultra-Low-Voltage High-Speed Analog-to-Digital Converters,
Exam Summary,
博士(学術),
Tokyo Institute of Technology,
2014/09/25,
[ BibTeX 形式で保存 ]
[ 論文・著書をCSV形式で保存
]
[ 特許をCSV形式で保存
]
|